Combining system scenarios and configurable memories to tolerate unpredictability

Author:

Sanz Concepción1,Prieto Manuel1,Gómez José Ignacio1,Papanikolaou Antonis2,Miranda Miguel2,Catthoor Francky2

Affiliation:

1. Universidad Complutense, Madrid, Spain

2. Inter-University Microelectronics Center, Leuven, Belgium

Abstract

Process variability and the dynamism of new applications increase the uncertainty of embedded systems and force designers to use pessimistic assumptions, which have a tremendous impact on both the performance and energy consumption of their memory organizations. In this article we introduce an experimental framework which tries to mitigate the effects of both sources of unpredictability. At compile time, an extensive profiling helps us to detect system scenarios and bounds application dynamism. At the organization level, we incorporate a heterogeneous memory architecture composed by several configurable memories. A calibration process and a runtime control system adapt the platform to the current application needs. Our approach manages to reduce significantly the energy overhead associated to both variability and application dynamism (up to 60%, according to our simulations) without compromising the timing constraints existing in our target domain of dynamic periodic multimedia applications.

Funder

Ingenio 2010 Consolider

Spanish government

Publisher

Association for Computing Machinery (ACM)

Subject

Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications

Reference9 articles.

1. ATOMIUM. 2008. Atomium tool suite. http://www.imec.be/design/atomium/. ATOMIUM. 2008. Atomium tool suite. http://www.imec.be/design/atomium/.

2. Design and reliability challenges in nanometer technologies

3. Kim C. Roy K. Hsu S. Alvandpour A. Krishnamurthy R. and Borkar S. 2003. A process variation compensating technique for sub-90nm dynamic circuits. VLSI Circ. Digest Technic. Papers 205--206. Kim C. Roy K. Hsu S. Alvandpour A. Krishnamurthy R. and Borkar S. 2003. A process variation compensating technique for sub-90nm dynamic circuits. VLSI Circ. Digest Technic. Papers 205--206.

4. System-Level SRAM Yield Enhancement

Cited by 2 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Proof-of-Concept HARPA Measurement-Based Platform Modelling Framework;Harnessing Performance Variability in Embedded and High-performance Many/Multi-core Platforms;2018-10-24

2. System-level memory management based on statistical variability compensation for frame-based applications;ACM Transactions on Embedded Computing Systems;2013-11

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3