1. Alam, M., Kang, K., Paul, B. C., & Roy, K. (2007). Reliability- and process-variation aware design of VLSI circuits. In International Conference on Physics of Failure Analysis.
2. Alam, M. A., & Mahapatra, S. (2004). A comprehensive model of PMOS NBTI degradation. Microelectronics Reliability, 47(6), 71–81.
3. Beckmann, B., Binkert, N., Saidi, A., Hestness, J., Black, G., Sewell, K., et al. (2011). The gem5 simulator. Tutorial at ISCA.
4. Beckmann, B., Binkert, N., Saidi, A., Hestness, J., Black, G., Sewell, K., et al. (2011). The gem5 simulator. Tutorial at ISCA 2011.
5. Borkar, S. (2005). Designing reliable systems from unreliable components: The challenges of transistor variability and degradation. In IEEE Micro.