Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference25 articles.
1. The development of a tapered silicon micro-micromachining process for 3D microsystems packaging
2. A study of thermo-mechanical stress and its impact on through-silicon vias
3. E. Beyne, B. Swinnen, 3D System Integration, IEEE, International Conference on IC Design and Technology, ICICDT 2007.
4. S.Yo. Wook, D. Witarsa, S.Y.M. Lim, V. Ganesh, A.G.K. Viswanath, T.C. Chai, K.O. Navas, V. Kripesh, Reliability Studies of a Through Via Silicon Stacked Module for 3D Microsystem Packaging. Electronic Components and Technology Conference, 2006, pp. 1449–1453.
5. Low Temperature Bonding for High Density 3D Interconnection, EPRC – 9 Project Proposal, Institute for Micro Electronics, IME, August 2007, .
Cited by
13 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献