Author:
Civale Yann,Croes Kristof,Miyamori Yuichi,Velenis Dimitrios,Redolfi Augusto,Thangaraju Sarasvathi,Ammel Annemie Van,Cherman Vladimir,Plas Geert Van der,Cockburn Andrew,Gravey Virginie,Kumar Nirajan,Cao Zhitao,Travaly Youssef,Tőkei Zsolt,Beyne Eric,Swinnen Bart
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference9 articles.
1. E. Beyne, Solving technical and economical barriers to the adoption of through silicon via 3D integration technologies, in: Proceedings of Electronics Packaging Technology Conference (EPTC), 2008, pp. 29–34, December 9–12, 2008.
2. Nir Magen, Avinoam Kolodny, Uri Weiser, Nachum Shamir, Interconnect-power dissipation in a microprocessor, in: International workshop on System level interconnect prediction (SLIP), 2004, pp. 7–13.
3. Challenges in the implementation of low-k dielectrics in the back-end of line
4. J. Balachandran, Package level interconnect options, in: International Workshop on System Level Interconnect Prediction (SLIP), 2005, pp. 21–27.
5. E. Beyne, 3D Interconnection and packaging: impending reality or still a dream?, in: IEEE International Solid-State Circuits Conference (ISSCC), 2004, pp. 138–145.
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献