1. Alt J, Mahlstedt U. Simulation of non-classical faults on the gate level—fault modeling. In: 11th VLSI test symposium, April 1993. p. 351–4.
2. Physical failure and fault model of CMOS circuits;Arian;IEEE Trans Circ Syst,1987
3. Digital systems testing and testable design;Abramovici,1990
4. Flottes ML, Landrault C, Pravossoudovitch S. Fault modeling and fault equivalence in CMOS technology, Design automation conference, EDAC. In: Proceedings of the European, 12–15 March 1990. p. 407–12.
5. Dahlgren P, Liden P. A fault model for switch-level simulation of gate-to-drain shorts, VTS, 1996. In: Proceedings of 14th, 28 April–1 May 1996. p. 414–21.