1. Heijmen T, Nieuwland A. Soft-error rate testing of deep-submicron integrated circuits. In: Eleventh IEEE European digital object identifier: 10.1109/ETS; 2006. p. 247–2.
2. Hsieh CM, Murley PC, O’Brien RR. Dynamics of charge collection from alpha-particle tracks in integrated circuits. In: Proceedings of the IRPS; 1981. p. 38–42.
3. Shivakumar P, Kistler M, Keckler SW, Burger D, Alvisi L. Modeling the effect of technology trends on the soft-error rate of combinational logic. In: Proceedings of the international conference on dependable systems and networks; 2002. p. 389–98.
4. Nguyen HT, Yagil Y. A systematic approach to SER estimation and solutions. In: Proceedings of the 41st annual international reliability physics symposium; 2003. p. 60–70.
5. Polian I, Hayes JP, Kundu S, Becker B. Transient fault characterization in dynamic noisy environments. In: Proceedings of the international test conference; 2005. p. 40.1–40.10.