1. Javaheri, M.R., Sedaghat, R., Kant, L., Zalev, J.: Verification and Fault Synthesis Algorithm at Switch-Level. Journal of Microprocessors and Microsystems (2005)
2. Sedaghat, R., Kunchwar, M., Abedi, R., Javaheri, R.: Transistor-level to Gate-level Comprehensive Fault Synthesis for n Input Primitive Gates. Journal of Microelectronics Reliability (2006)
3. Kunchwar, M., Sedaghat, R.: Dynamic Behavior of Resistive Faults in Nanometer Technology. International Journal of Microelectronics Reliability, 1st revision (2006)
4. Alt, J., Mahlstedt, U.: Simulation of non-classical faults on the gate level – fault modeling – Institute fur Theoretische Elektrotechnik. In: 11th VLSI Test Symposium, Universität Hannover, Germany, pp. 351–354 (April 1993)
5. Li, Z., Lu, X., Qiu, W., Shi, W.: Walker, A circuit level fault model for resistive opens and bridges D.M.H. In: VLSI Test Symposium, 2003. Proceedings. 21st 27 April-1, pp. 379–384 (May 2003)