Author:
Li You,Liou Juin J.,Vinson Jim
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference5 articles.
1. Bhatia K, Rosenbaum E. Layout guidelines for optimized ESD protection diodes. In: EOS/ESD symposium proceedings; 2007.
2. Richier C et al. Investigation on different ESD protection strategies devoted to 3.3V RF applications (2GHz) in a 0.18μm CMOS process. In: EOS/ESD symposium proceedings; 2000. p. 251–9.
3. Voldman, ESD circuits and devices;Steven,2006
4. Worley ER, Bakulin A. Optimization of input protection diode for high speed applications. In: EOS/ESD symposium proceedings; 2002. p. 62–72.
5. Chatty K et al. Study of factors limiting ESD diode performance in 90nm CMOS technologies and beyond. In: International reliability physics symposium proceedings; 2005. p. 98–105.
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献