1. “White paper 3 – System level ESD, part I”, Industry Council on ESD Target Levels, 2011.
2. An off-chip ESD protection for high-speed interfaces;Notermans,2015
3. IEC system level ESD challenges and effective protection strategy for USB2 interface;Bertonnaud,2012
4. System-level ESD protection design using on-wafer characterization and transient simulations;Scholz;IEEE Trans. Dev. Mater. Reliab.,2014
5. System Level ESD Co-design;Duvvury,2015