Author:
Chen Shih-Hung,Ker Ming-Dou
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference26 articles.
1. Merrill R, Issaq E. ESD design methodology. In: Proceedings of EOS/ESD symposium; 1993. p. 233–7.
2. Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuits for submicron CMOS VLSI;Ker;IEEE Trans Electron Dev,1999
3. Worley E, Gupta R, Jones B, Kjar R, Nguyen C, Tennyson M. Sub-micron chip ESD protection schemes which avoid avalanching junction. In: Proceedings of EOS/ESD symposium; 1995. p. 13–20.
4. Stockinger M, Miller J, Khazhinsky M, Torres C, Weldon J, Preble B, et al. Boosted and distributed rail clamp networks for ESD protection in advanced CMOS technologies. In: Proceedings of EOS/ESD symposium; 2003. p. 17–26.
5. Li J-J, Gauthier R, Rosenbaum E. A compact, timed-shutoff, MOSFET-based power clamp for on-chip ESD protection. In: Proceedings of EOS/ESD symposium; 2004. p. 273–9.
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献