Author:
Tachi Kiichi,Barraud Sylvain,Kakushima Kuniyuki,Iwai Hiroshi,Cristoloveanu Sorin,Ernst Thomas
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference21 articles.
1. Multiple-gate SOI MOSFETs: device design guidelines;Park;IEEE Trans Elec Dev,2002
2. 15nm-diameter 3D stacked nanowires with independent gate operation: Φ-FET;Dupré;Technol Dig Int Elec Dev Meeting,2008
3. Relationship between mobility and high-k interface properties in advanced Si and SiGe nanowires;Tachi;Technol Dig Int Elec Dev Meeting,2009
4. Vertically stacked silicon nanowire transistors fabricated by inductive plasma etching and stress-limited oxidation;Ng;IEEE Elec Dev Lett,2009
5. Three dimensionally stacked SiGe nanowire array and gate-all-around p-MOSFETs;Bera;Technol Dig Int Elec Dev Meeting,2006
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献