1. The National Technology Roadmap for Semiconductors, 1997 Edition, Semiconductor Industry Association.
2. M.P. Monteith, N. Parekh, Components of within-wafer non-uniformity in a dielectric CMP process, Proc. CMP-MIC (1997) 169.
3. S.Y. Jeong, S.Y. Kim, Y.J. Seo, System facility factors for hot spot reduction of inter-level dielectric (ILD) CMP process, Proc. ISEIM-2001 (2001) 95.
4. S.H. Bath, R. Legegett, A. Maury, K. Monning, R. Tolles, Planarizing interlevel dielectrics by chemical mechanical polishing, Solid State Technol. (1992) 87.
5. Correlation analysis between pattern and non-pattern wafer for characterization of shallow trench isolation-chemical mechanical polishing (STI-CMP) process;Kim;Microelectron. Eng.,2002