Author:
Coquand R.,Barraud S.,Cassé M.,Leroux P.,Vizioz C.,Comboroure C.,Perreau P.,Ernst E.,Samson M.-P.,Maffini-Alvaro V.,Tabone C.,Barnola S.,Munteanu D.,Ghibaudo G.,Monfray S.,Boeuf F.,Poiroux T.
Subject
Materials Chemistry,Electrical and Electronic Engineering,Condensed Matter Physics,Electronic, Optical and Magnetic Materials
Reference16 articles.
1. Dupre C, Hubert A, Becu S, Jublot M, Maffini-Alvaro V, Vizioz C, et al. 15 nm-diameter 3D stacked nanowires with independent gates operation: ΦFET. In: International electron devices meeting technical digest; 2008. p. 749.
2. Tachi K, Ernst T, Dupré C, Hubert A, Bécu S, Iwai H, et al. Transport optimization with width dependence of 3D-stacked GAA silicon nanowire FET with high-k/metal gate stack. In: Silicon nanoelectronics, workshop; 2009. p. 11.
3. Saitoh M, Nakabayashi Y, Itokawa H, Murano M, Mizushima I, Uchida K, et al. Short-channel performance and mobility analysis of 〈110〉- and 〈100〉-oriented tri-gate nanowire MOSFETs with raised source/drain extensions. In: VLSI technology, symposium; 2010. p. 169–70.
4. Bidal G, Boeuf F, Denorme S, Loubet N, Huguenin J-L, Perreau P, et al. High velocity Si-nanodot: a candidate for SRAM applications at 16 nm node and below. In: VLSI technology, symposium; 2009. p. 240–1.
5. Sung Dae Suk, Sung-Young Lee, Sung-Min Kim, Eun-Jung Yoon, Min-Sang Kim, Ming Li, et al. High performance 5 nm radius Twin Silicon Nanowire MOSFET (TSNWFET): fabrication on bulk si wafer, characteristics, and reliability. In: International electron devices meeting technical digest; 2005. p. 717–20.
Cited by
11 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献