Author:
Yu Ji-Man,Wang Dong-Hyun,Ku Ja-Yun,Han Joon-Kyu,Jung Dae-Han,Park Jun-Young,Choi Yang-Kyu
Funder
Ministry of Education, Science and Technology
European Defence Agency
Ministry of Science, ICT and Future Planning
National Research Foundation of Korea
IC Design Education Center
Subject
Materials Chemistry,Electrical and Electronic Engineering,Condensed Matter Physics,Electronic, Optical and Magnetic Materials
Reference33 articles.
1. Passivation kinetics of two types of defects in polysilicon TFT by plasma hydrogenation;Wu;IEEE Electron Device Lett,1991
2. Future CMOS scaling and reliability;Hu;Proc IEEE,1993
3. Vertical GAAFETs for the ultimate CMOS scaling;Yakimets;IEEE Trans Electron Devices,2015
4. Kimizuka N, Yamamoto T, Moagmi T, Yamaguchi K, Imai K, Horiuchi T. The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling, Symposium on VLSI Technology. Digest of Technical Papers. 1999, doi:10.1109/VLSIT.1999.799346.
5. Design and characteristics of the lightly doped drain-source (LDD) insulated gate field-effect transistor;Ogura;IEEE J Solid-State Circuits,1980
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献