Author:
Mariniello Genaro,Barraud Sylvain,Vinet Maud,Cassé Mikael,Faynot Olivier,Calcade Jaime,Antonio Pavanello Marcelo
Funder
Fundação de Amparo à Pesquisa do Estado de São Paulo
Coordenação de Aperfeiçoamento de Pessoal de Nível Superior
Fraunhofer
Conselho Nacional de Desenvolvimento Científico e Tecnológico
Subject
Materials Chemistry,Electrical and Electronic Engineering,Condensed Matter Physics,Electronic, Optical and Magnetic Materials
Reference18 articles.
1. Gate-all-around MOSFETs based on vertically stacked horizontal Si nanowires in a replacement metal gate process on bulk Si substrates;Mertens,2016
2. Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET;Loubet,2017
3. C. Dupre, A. Hubert, S. Becu, M. Jublot, V. Maffini-Alvaro, C. Vizioz, F. Aussenac, C. Arvet, S. Barnola, J.-M. Hartmann, G. Garnier, F. Allain, J.-P. Colonna, M. Rivoire, L. Baud, S. Pauliac, V. Loup, T. Chevolleau, P. Rivallin, B. Guillaumot, G. Ghibaudo, O. Faynot, T. Ernst e S. Deleonibus, “15nm-diameter 3D stacked nanowires with independent gates operation: ΦFET,” em 2008 IEEE International Electron Devices Meeting, 2008.
4. S. Barraud, V. Lapras, M. Samson, L. Gaben, L. Grenouillet, V. Maffini-Alvaro, Y. Morand, J. Daranlot, N. Rambal, B. Previtalli, S. Reboh, C. Tabone, R. Coquand, E. Augendre, O. Rozeau, J. M. Hartmann, C. Vizioz, C. Arvet, P. Pimenta-Barros e N. Possem, “Vertically stacked-NanoWires MOSFETs in a replacement metal gate process with inner spacer and SiGe source/drain,” pp. 17.6.1-17.6.4, 2016.
5. K. R. A. Sasaki, J. A. Martino, M. Aoulaiche e E. S. a. C. Claeys, “Enhanced dynamic threshold UTBB SOI at high temperature,” EUROSOI-ULIS 2015: 2015 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon, pp. 261-264, 2015.
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献