Author:
Baudot S.,Andrieu F.,Faynot O.,Eymery J.
Subject
Materials Chemistry,Electrical and Electronic Engineering,Condensed Matter Physics,Electronic, Optical and Magnetic Materials
Reference37 articles.
1. Barral V, Poiroux T, Andrieu F, Buj-Dufournet C, Faynot O, Ernst T, et al. Strained FDSOI CMOS technology scalability down to 2.5nm film thickness and 18nm gate length with a TiN/HfO2 gate stack. In: IEEE international electron devices meeting; 2007. p. 61–4.
2. Weber O, Faynot O, Andrieu F, Buj-Dufournet C, Allain F, Scheiblin P, et al. High immunity to threshold voltage variability in undoped ultra-thin FDSOI MOSFETs and its physical understanding. In: IEEE international electron devices meeting; 2008. p. 1–4.
3. Ortolland C, Morin P, Chaton C, Mastromatteo E, Populaire C, Orain S, et al. Stress memorization technique (SMT) optimization for 45nm CMOS. In: Symposium on VLSI technology digest of technical papers; 2006. p. 78–9.
4. Wei A, Wiatr M, Mowry A, Gehring A, Boschke R, Scott C, et al. Multiple stress memorization in advanced SOI CMOS technologies. In: Symposium on VLSI technology digest of technical papers; 2007. p. 216–7.
5. Pidin S, Mori T, Inoue K, Fukuta S, Itoh N, Mutoh E, et al. A novel strain enhanced CMOS architecture using selectively deposited high tensile and high compressive silicon nitride films. In: IEDM technical digest; 2004. p. 213–6.
Cited by
13 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献