1. Perera, A. H., Lin, J-H., Ku, Y-C., Azrak, M., Taylor, B., Hayden, J., Thompson, M. and Blackwell, M., Trench Isolation for 0.45μm active pitch and below. International Electron Devices Meeting Technical Digest Washington, DC, 1995, p. 679
2. Gaillard, F. and Brault, P., Silicon dioxide chemical vapor deposition using silane and hydrogen peroxide. Journal of Vacuum Science and Technology, 1996, 14(4), 124
3. Bryant, A., Hänsch, W. and Mii, T., Characteristics of CMOS device isolation for the ULSI age. International Electron Devices Meeting Technical Digest, San Francisco, 1994, p. 671
4. Sallagoity, P., Ada-Hanifi, M., Paoli, M. and Haond, M., Analysis of parasitic effects in advanced isolation schemes for deep submicron CMOS technologies. Proceedings of the 25th European Solid State Device Research Conference ESSDERC 95, ed. H. C. de Graaff and H. Van Kranenburg, The Hague, The Netherlands, September 1995, p. 376
5. Bryant, A., Hänsch, W., Geissler, S., Mandelman, J., Poindexter, D. and Steger, M., The current-carrying corner inherent to trench isolation. IEEE Electron Device Letters, 1993, 14(8), 945