Author:
Balcioglu Yalcin,Dundar Gunhan
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference18 articles.
1. R. Staszewski, K. Waheed, S. Vemulapalli, F. Dulger, J. Wallberg, C.-M. Hung, O. Eliezer, Spur-free all-digital pll in 65nm for mobile phones, in: Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International, pp. 52–54.
2. R. Su, S. Lanzisera, K. Pister, A 2.6psrms-period-jitter 900mhz all-digital fractional-n pll built with standard cells, in: ESSCIRC (ESSCIRC), 2011 Proceedings of the, pp. 455–458.
3. L. Fanori, A. Liscidini, R. Castello, 3.3ghz dco with a frequency resolution of 150hz for all-digital pll, in: Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International, pp. 48–49.
4. S.-Y. Yang, W.-Z. Chen, A 7.1mw 10ghz all-digital frequency synthesizer with dynamically reconfigurable digital loop filter in 90nm cmos, in: Solid-State Circuits Conference - Digest of Technical Papers, 2009. ISSCC 2009. IEEE International, pp. 90–91,91a.
5. Y. Park, D. Wentzloff, An all-digital pll synthesized from a digital standard cell library in 65nm cmos, in: Custom Integrated Circuits Conference (CICC), 2011 IEEE, pp. 1–4.
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献