Author:
Ewetz Rickard,Koh Cheng-Kok
Funder
National Science Foundation
Semiconductor Research Corporation
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference18 articles.
1. UST/DME;Tsao;ACM Trans. Des. Autom. Electron. Syst.,2002
2. W.-C.D. Lam, C.-K. Koh, Process variation robust clock tree routing, in: ASP-DAC '05, 2005, pp. 606–611.
3. C.N. Sze, P. Restle, G.-J. Nam, C.J. Alpert, ISPD 2009 clock network synthesis contest, in: ISPD'09, 2009, pp. 149–150.
4. C.N. Sze, ISPD 2010 high performance clock network synthesis contest: benchmark suite and results, in: ISPD'10, 2010, pp. 143–143.
5. Clock skew optimization;Fishburn;IEEE Trans. Comput.,1990
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Clock Network Design Challenges;2023 IEEE XVI International Scientific and Technical Conference Actual Problems of Electronic Instrument Engineering (APEIE);2023-11-10
2. REDUCING THE CONSEQUENCES OF THE WIRE INTERCONNECTIONS IN INTEGRATED CIRCUITS BY OPTIMIZING THE CLOCK TREE;Proceedings;2023
3. Scalable Construction of Clock Trees With Useful Skew and High Timing Quality;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2019-06