Author:
Sze C. N.,Restle Phillip,Nam Gi-Joon,Alpert Charles
Cited by
13 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. CAUTS: Clock Tree Optimization via Skewed Cells With Complementary Asymmetrical Uniform Transistor Sizing;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2024-01
2. Clock Network Design Challenges;2023 IEEE XVI International Scientific and Technical Conference Actual Problems of Electronic Instrument Engineering (APEIE);2023-11-10
3. Rsyn;Proceedings of the 2017 ACM on International Symposium on Physical Design;2017-03-19
4. Fast clock scheduling and an application to clock tree synthesis;Integration;2017-01
5. OpenDesign flow database: the infrastructure for VLSI design and design automation research;Proceedings of the 35th International Conference on Computer-Aided Design;2016-11-07