REDUCING THE CONSEQUENCES OF THE WIRE INTERCONNECTIONS IN INTEGRATED CIRCUITS BY OPTIMIZING THE CLOCK TREE

Author:

ABGARYAN G.A.,GALSTYAN A.A.,HARUTYUNYAN G.A.

Abstract

With the development of integrated circuits in recent years, the role of interconnec¬t¬i¬o¬ns between wires in them cannot be ignored, because it leads to functional errors of the circuit. A method has been developed that allows to take into account the effects of interconnections during the clock tree synthesis. The interconnection phenomena in memory testing systems are examined and reduced by enhancing the testing system's clock tree.

Publisher

National Polytechnic University of Armenia

Subject

Economics and Econometrics,Energy Engineering and Power Technology,Fuel Technology,Renewable Energy, Sustainability and the Environment,Ophthalmology,Surgery

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3