Low power dynamic logic circuit design using a pseudo dynamic buffer-Reference-Cited by-同舟云学术

Low power dynamic logic circuit design using a pseudo dynamic buffer

Published:2012-09 Issue:4 Volume:45 Page:395-404
ISSN:0167-9260
Container-title:Integration
language:en
Short-container-title:Integration

Author:

Tang Fang,Bermak Amine,Gu Zhouye

Publisher

Elsevier BV

Subject

Electrical and Electronic Engineering,Hardware and Architecture,Software

Reference17 articles.

1. A 6.5GHz 130nm single-ended dynamic ALU and instruction-scheduler loop;Anders;IEEE ISSCC,2002

2. Xu-guang Sun, Zhi-gang Mao, Feng-chang Lai, A 64 bit parallel CMOS adder for high performance processors, in: Proceedings of the IEEE Asia-Pacific Conference on ASIC, 2002, pp. 205–208.

3. High-speed compact circuits with CMOS;Krambeck;IEEE Journal of Solid-State Circuits,1982

4. A 500-MHz, 32-word64-bit, eight-port self-resetting CMOS register file;Wei;IEEE Journal of Solid-State Circuits,1999

5. Fast low-power decoders for RAMs;Amrutur;IEEE Journal of Solid-State Circuits,2001

Cited by 20 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Ultra-low-power one-hot transmission-gate multiplexer (OTG-MUX) scalable into large fan-in circuits in 28 nm CMOS;Integration;2024-01

2. Low-Power Dynamic Circuit Design With Steep-Switching Hybrid Phase Transition FETs (Hyper-FETs);IEEE Transactions on Electron Devices;2023-02

3. Design of Dynamic Logic Circuit-Based NOR Gate for Low Power;Lecture Notes in Electrical Engineering;2023

4. An Improved Pseudo-Domino Technique for Low-Power Applications;Lecture Notes in Electrical Engineering;2022-09-04

5. A New Dynamic Logic Circuit Design with Low Leakage Power;2022 IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT);2022-07-08