Author:
Srivastava Saumya,Shekhawat Sangeeta
Publisher
Springer Nature Singapore
Reference14 articles.
1. X. Sun, Z. Mao, F. Lai, A 64 bit parallel CMOS adder for high performance processors, in Proceedings of the IEEE Asia-Pacific Conference on ASIC (2002), pp. 205–208
2. T. Thorp, D. Liu, P. Trivedi, Analysis of blocking dynamic circuits. IEEE Trans. VLSI Syst., 744–749 (2003)
3. F. Mendoza-Hernandez, M. Linares-Aranda, V. Champac, Noise tolerance improvement in dynamic CMOS logic circuits. Proc. IEE Circ. Dev. Syst. 153(6), 565–573 (2006)
4. F. Tang, A. Bermark, Z. Gu, Low power dynamic logic design using a pseudo dynamic buffer. Integr. VLSI J. 45, 395–404 (2012)
5. K. Murali, S. Sinha, W.L. Ditto, A.R. Bulsara, Reliable logic circuit elements that exploit nonlinearity in the presence of a noise floor. Phys. Rev. Lett. 102, 104101 (2009)