Author:
Peiravi Ali,Asyaei Mohammad
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference38 articles.
1. H.L. Yeager et al., Domino Circuit Topology, U.S. Patent 6784695, 2004.
2. K.K. Das et al., Low-Leakage Integrated Circuits and Dynamic Logic Circuits, U.S. Patent 6933744, 2005.
3. On circuit techniques to improve noise immunity of CMOS dynamic logic;Ding;IEEE Transactions on Circuits and Systems,2004
4. Leakage tolerant mechanisms and leakage reduction techniques in deep-submicron CMOS circuits;Roy;Proceedings of the IEEE,2003
5. M.H. Nodine, C.M. Files, A mature methodology for implementing multi-valued logic in silicon, in: Proceedings of 38th IEEE International Symposium on Multiple Valued Logic, ISMVL, 2008, pp. 2–7.
Cited by
55 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. High speed low leakage and power efficient Domino Logic circuit for wide fan in gates;2024 International Conference on Integrated Circuits, Communication, and Computing Systems (ICIC3S);2024-06-08
2. INDIDO: A novel low-power approach for domino logic circuits;Physica Scripta;2024-06-06
3. Design and analysis of an efficient low power low delay low leakage clock keeper domino logic;e-Prime - Advances in Electrical Engineering, Electronics and Energy;2024-06
4. Circuit Techniques for High Performance in CDDK Domino Logic;2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA);2024-05-17
5. The Effect of Noise Robustness on Domino Using Silicon Nano Materials;Silicon;2024-01-27