Author:
Park I.-Y,Choi Y.-I,Chung S.-K,Lim H.-J,Mo S.-I,Choi J.-S,Han M.-K
Reference7 articles.
1. V. Parthasarathy et al., A 33V, 0.25mΩmm2 n-channel LDMOS in a 0.65μm smart power technology for 20–30V applications, Proc. 10th ISPSD, 1998, pp. 61–64.
2. M. Zitouni et al., A new concept for the lateral DMOS transistor for smart power IC's, Proc. 11th ISPSD, 1999, pp. 73–76.
3. A trench lateral power MOSFET using self-aligned trench bottom contact holes;Fujishima;IEDM Tech. Dig.,1997
4. 16–60V rated LDMOS show advanced performance in an 0.72μm evolution BiCMOS power technology;Tsai;IEDM Tech. Dig.,1997
5. K. Kinoshita et al., 20V LDMOS optimized for high drain current conditions which is better, n-epi or p-epi? Proc. 11th ISPSD, 1999, pp. 59–62.
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献