Author:
Zitouni M,Morancho F,Tranduc H,Rossel P,Buxo J,Pagès I,Merchant S
Reference12 articles.
1. S.C. Sun, J.D. Plummer, Modeling of the on-resistance of LDMOS, VDMOS, and VMOS power transistors, IEEE Transactions on Electron Devices ED-27(2) 1980.
2. M. Morikawa, K. Sakamoto, K. Uchida, T. Koda, K. Satonaka, I. Yoshida, A 30-V, 0.75mΩcm2 power MOSFET for intelligent driver LSIs, Proceedings of 1992 International syposium on Power Semiconductor Devices & ICs, Tokyo, pp. 150–154.
3. M. Hoshi, Y. Shimoida, Y. Hayami, T. Mihara, Low on-resistance LDMOSFETs with DSS (a Drain window Surrounded by Source windows) Pattern Layout, Proceedings of 1995 International symposium on Power Semiconductor Devices & ICs, Yokohama, pp. 63–67.
4. R.S. Wrathall, B.J. Baliga, K. Shanai, W. Hennesey, T.P.Chow, Charge controlled 80V lateral DMOSFET with very low specific on-resistance designed for an integrated power process, IEDM Technical Digest, 1990, pp. 954–957.
5. Der-Gao Lin, S.L. Yu, Y.C. See, P. Tam, A novel LDMOS structure with a step gate oxide, IEEE IEDM, 1995, pp. 963–966.
Cited by
22 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献