A low power and small area digital self-calibration technique for pipeline ADC
Author:
Publisher
Elsevier BV
Subject
Electrical and Electronic Engineering
Reference8 articles.
1. A background calibration in pipelined ADCs;Mafi;Int J Electron Commun,2013
2. A 14-bit 250 MS/s IF sampling pipelined ADC in 180 nm CMOS process;Zheng;IEEE Trans Circuits Syst I Regul Pap,2016
3. A 12 b 53 mW 195 MS/s pipeline ADC with 82 dB SFDR using split-ADC calibration;Sehgal;IEEE J Solid-State Circuits,2015
4. A self-calibrated pipeline ADC with 200 MHz IF-sampling frontend;Waltari;Analog Integr Circ Sig Process,2003
5. An integrator-based pipelined ADC with digital calibration;Wang;IEEE Trans Circuits Syst II Express Briefs,2015
Cited by 10 articles. 订阅此论文施引文献 订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Design of Different High-Speed Data Converters using Verilog;2022 International Conference on Knowledge Engineering and Communication Systems (ICKES);2022-12-28
2. A low‐power 10‐bit CCP‐based pipelined ADC using a multi‐level variable current source MDAC and an ultra‐low‐power double‐tail dynamic latch;International Journal of Circuit Theory and Applications;2021-01-19
3. Review: Parametric Variations in Analog-to-Digital Converters Using Different CMOS Technologies;Proceedings of International Conference on Communication and Artificial Intelligence;2021
4. Energy-efficient DAC switching technique for single-ended SAR ADCs;AEU - International Journal of Electronics and Communications;2020-09
5. A Novel High Frequency Low Voltage Low Power Current Mode Analog to Digital Converter Pipeline;Journal of Low Power Electronics;2019-12-01
1.学者识别学者识别
2.学术分析学术分析
3.人才评估人才评估
"同舟云学术"是以全球学者为主线，采集、加工和组织学术论文而形成的新型学术文献查询和分析系统，可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容，当前同舟云学术共收录了国内外主流学术期刊6万余种，收集的期刊论文及会议论文总量共计约1.5亿篇，并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询！咨询电话：010-8811{复制后删除}0370
www.globalauthorid.com
TOP
Copyright © 2019-2024 北京同舟云网络信息技术有限公司 京公网安备11010802033243号 京ICP备18003416号-3