Author:
Nayak Debasish,Rout Prakash Kumar,Sahu Sudhakar,Acharya Debiprasad Priyabrata,Nanda Umakanta,Tripthy Dhananjaya
Reference27 articles.
1. Current starving the SRAM Cell: a strategy to improve cell stability and power;Nayak;Circ. Syst. Signal Process.,2017
2. A 256 kb 65 nm 8T subthreshold SRAM employing sense-amplifier redundancy, IEEE;Verma;J. Solid-State Circuits,2008
3. Characterization of a novel nine transistor SRAM cell;Liu;IEEE Trans. Very Large Scale Integr. Syst.,2008
4. A highly-stable nanometer memory for low-power design;Lin,2008
5. A double pumped single-line-cache SRAM architecture for ultra-low energy IoT and machine learning applications;Banerjee,2019
Cited by
9 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献