Author:
Chaudhary Shalini,Dewan Basudha,Sahu Chitrakant,Yadav Menka
Reference41 articles.
1. Negative capacitance transistor to address the fundamental limitations in technology scaling: processor performance;Amrouch;IEEE Access,2018
2. High-temperature performance of silicon junctionless mosfets;Lee;IEEE Trans. Electron. Dev.,2010
3. Junctionless nanowire transistor (jnt): properties and design guidelines;Kranti,2010
4. Modeling asymmetric operation in double-gate junctionless fets by means of symmetric devices;Jazaeri;IEEE Trans. Electron. Dev.,2014
5. Modeling Nanowire and Double-Gate Junctionless Field-Effect Transistors;Jazaeri,2018
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献