1. Area and delay efficient accuracy reconfigurable adder design;Sakthivel;Microprocess. Microsyst.,2020
2. Design and implementation of low power and high speed multiplier using quaternary carry look-ahead adder;Muralidharan;Microprocess. Microsyst.,2020
3. Circuit and physical design of zEnterpriseTM EC12 microprocessor chip and multi-chip module;Warnock;IEEE J. Solid State Circ.,2014
4. Overview and comparative performance analysis of various full adder cells in 90 nm technology;Hasan,2018
5. Two new low-power full adders based on majority-not gates;Navi;Microelectron. J.,2019