1. S. Shigematsu, S. Mutoh, Y. Matsuya, J. Yamada, A 1V high-speed MTCMOS Circuit Scheme for Power-down Applications, Proceedings of the IEEE International Symposium on VLSI Circuits, June 1995, pp. 125–126.
2. Dual-threshold voltage techniques for low-power digital circuits;Kao;IEEE Journal of Solid-State Circuits,2000
3. J. Kao, Dual threshold Voltage Domino Logic, Proceedings of the European Solid-State Circuits Conference, September 1999, pp. 118–121.
4. M.W. Allam, M.H. Anis, M.I. Elmasry, High-speed Dynamic Logic Styles for Scaled-down CMOS and MTCMOS Technologies, Proceedings of the IEEE/ACM International Symposium on Low Power Electronics and Design, July 2000, pp. 145–160.
5. V. Kursun, E.G. Friedman, Node voltage dependent subthreshold leakage current characteristics of dynamic circuits, Proceedings of the IEEE/ACM International Symposium of Quality Electronic Design, March 2004, pp. 104–109.