Author:
Ghasemian Hossein,Ghasemi Razieh,Abiri Ebrahim,Salehi Mohammad Reza
Reference20 articles.
1. Design of Analog CMOS Integrated Circuits;Razavi,2001
2. A 7.65-mW 5-bit 90-nm 1-Gs/s folded interpolated ADC without calibration;D’Amico;IEEE Trans. Instrum. Meas.,2014
3. A 12-b 10-GS/s interleaved pipeline ADC in 28-nm CMOS technology;Devarajan;IEEE J. Solid State Circuits,2017
4. 26.7 A 2.6 b/cycle-architecture-based 10b 1 JGS/s 15.4 mW 4×-time-interleaved SAR ADC with a multistep hardware-retirement technique;Hong,2015
5. Digital background calibration for pipelined ADCs based on comparator decision time quantization;Ragab;IEEE Trans. Circuits Syst. Part II: Express Briefs,2015
Cited by
19 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献