Author:
Dehkordi Mehrdad Amirkhan,Dousti Massoud,Mirsanei Seyed Mehdi,Zohoori Soorena
Subject
Electrical and Electronic Engineering
Reference30 articles.
1. A 6-Bit 1.5-GS/s SAR ADC With Smart Speculative Two-Tap Embedded DFE in 130-nm CMOS for Wireline Receiver Applications;Mahmoudi;IEEE Trans Very Large Scale Integr Syst,2021
2. An energy-efficient, 6 GS/s dynamic comparator in 90 nm CMOS technology;Amirkhan Dehkordi;Analog Integr Circ Sig Process,2019
3. A 12-b 10-GS/s interleaved pipeline ADC in 28-nm CMOS technology;Devarajan;IEEE J Solid-State Circuits,2017
4. Hong H-K, Kang H-W, Jo D-S, Lee D-S, You Y-S, Lee Y-H, et al. 26.7 A 2.6 b/cycle-architecture-based 10b 1 JGS/s 15.4 mW 4×-time-interleaved SAR ADC with a multistep hardware-retirement technique. IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers, IEEE, 1–3, (2015).
5. Digital background calibration for pipelined ADCs based on comparator decision time quantization;Ragab;IEEE Trans Circuits Syst Part II: Express Briefs,2015
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献