High-speed cascode cross-coupled CMOS dynamic comparator with auxiliary inverter pair
-
Published:2024-07
Issue:
Volume:149
Page:106239
-
ISSN:1879-2391
-
Container-title:Microelectronics Journal
-
language:en
-
Short-container-title:Microelectronics Journal
Author:
Krishna KomalaORCID,
Nambath Nandakumar
Reference43 articles.
1. H.-K. Hong, H. Kang, D. Jo, D. Lee, Y. You, Y. Lee, H. Park, S.-T. Ryu, A 2.6 b/cycle-Architecture-Based 10b 1.7 GS/s 15.4 mW 4×-Time-Interleaved SAR ADC with a Multistep Hardware-Retirement Technique, in: International Solid-State Circuits Conference, ISSCC, 2015.
2. K. Ragab, L. Chen, A. Sanyal, N. Sun, Digital background calibration for pipelined ADCs based on comparator decision time quantization, IEEE Trans. Circuits Syst. II 62 (5) 456–460.
3. High-speed low-power comparator for analog to digital converters;Khorami;AEU-Int. J. Electron. Commun.,2016
4. A 1.5 MSPS, 120 dB SFDR,±10 V input range SAR ADC with sampling nonlinearity compensation and inherent 2-b coarse ADC for MSBs decision;Luo;Microelectron. J.,2024
5. A taxonomy of ADC architectures for ICT engineering curricula;Del Corso;AEU-Int. J. Electron. Commun.,2018