1. ESD protection design for advanced CMOS;Huang;Proc. SPIE,2001
2. On-chip ESD Protection for Integrated Circuits;Wang,2002
3. ESD failure modes: characteristics mechanisms, and process influences;Amerasekera;IEEE Trans. Electron Devices,1992
4. Dynamic gate coupling of NMOS for efficient output ESD protection;Duvvury;Proc. IRPS,1992
5. ESD protection design in a 0.18μm salicide CMOS technology by using substrate-triggered technique;Ker;IEEE Int. Symp. Circuits Systems,2001