Author:
Zhou Ping,Xu Shance,Wang Ziguang,Yan Ying,Kang Renke,Guo Dongming
Funder
National Natural Science Foundation of China
Science Fund for Creative Research Groups of NSFC of China
Key Laboratory Project of the Department of Education of Liaoning Province
Subject
Industrial and Manufacturing Engineering,Mechanical Engineering
Reference30 articles.
1. T. Uhrmann, T. Matthias, P. Lindner, Silicon-based wafer-level packaging for cost reduction of high brightness LEDs, in: Proceedings of the 61st Electronic Components and Technology Conference (ECTC), IEEE, 2011 pp. 1622–1625.
2. Review of packaging of optoelectronic, photonic, and MEMS components;Tekin;IEEE J. Sel. Top. Quantum Electron.,2011
3. Characterization methods for ultrathin wafer and die quality: a review;Marks;IEEE Trans. Compon. Packag. Manuf. Technol.,2014
4. 3D-Stacking of Ultra-thin Chips and Chip Packages (Ph.D. thesis);Priyabadini,2013
5. Processor design in 3D die-stacking technologies;Loh;IEEE Micro,2007
Cited by
36 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献