1. Two Phase Clocked Adiabatic Static CMOS Logic and its Logic Family”;Nazrul Anuar;Journal of semiconductor technology and science,2010
2. “Design of basic gates using ECRL and PFAL”;Ashmeet Kaur Bakshi;International Conference on Advances in computing, communication and informatics, IEEE,2013
3. “Adiabatic Logic, Future Trend and System Level Perspective”;Teichmann;Springer,2012
4. Member, IEEE, Juang-Ying Chueh, Member, IEEE, and Marios C. Papaefthymiou;Visvesh;Senior Member, IEEE “Energy-Efficient GHz-Class Charge-Recovery Logic” Ieee journal of solid-state circuits,2007
5. “Design and analysis of MUX using Adiabatic Techniques ECRL and PFAL”;Arun Kumar;International Conference on Advances in computing, communication and informatics, IEEE,2013