1. Comparing bulk-Si FinFET and gate-all-around FETs for the 5 nm technology node;Vashishtha;Microelectron. J.,2021
2. Mathematical modeling and performance evaluation of 3D Ferroelectric negative capacitance FinFET;Alam;Model. Simulat. Eng.,2022
3. Achievement of extremely small subthreshold swing in Vertical Source-All-Around-TFET with suppressed ambipolar conduction;Ramesh;Microelectron. J.,2023
4. Steep subthreshold slope in nano-wire TFET using a potential well;Bayat;Micro and Nanostructures,2024
5. Performance optimization of high-K pocket hetero-dielectric TFET using improved geometry design;Elshamy;Alex. Eng. J.,2024