1. A 22nm SoC platform technology featuring 3-D tri-gate and high-k/metal gate, optimized for ultra low power, high performance and high density SoC applications;Jan;Tech. Dig. - Int. Electron Devices Meet. IEDM,2012
2. Exploring sub-20nm FinFET design with predictive technology models;Sinha;Proc. - Des. Autom. Conf.,2012
3. Optimization of gate-stack in junctionless Si-nanotube FET for analog/RF applications;Tayal;Mater. Sci. Semicond. Process.,2018
4. V. B. Sreenivasulu and V. Narendar, “Junctionless SOI FinFET with advanced spacer techniques for sub-3 nm technology nodes,” AEU - Int. J. Electron. Commun., vol. 145, 2022, doi: 10.1016/j.aeue.2021.154069.
5. Ultrathin SiGe shell channel p-type FinFET on bulk Si for sub-10-nm technology nodes;Yu;IEEE Trans. Electron. Dev.,2018