1. Yao Wang, Sorin D Cotofana, and Liang Fang. Statistical reliability analysis of NBTI impact on FinFET SRAMs and mitigation technique using independent-gate devices. In: 2012 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH). 2012. IEEE. 109-115.
2. Negative bias stress of MOS devices at high electric fields and degradation of MNOS devices;Jeppson;Journal of Applied Physics (American Institute of Physics),1977
3. Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing;Schroder;Journal of applied Physics (American Institute of Physics),2003
4. Impact of NBTI on SRAM read stability and design for reliability;Kumar,2006
5. Run Time Vth Extraction Based On-Chip NBTI Mitigation Sensor for 6T SRAM Cell;Raghuwanshi,2018