Author:
Chakraborty Arijit,Singh Tomar Ranjeet,Sharma Mayank
Reference25 articles.
1. J. Guo et al., “Novel Radiation-Hardened-by-Design (RHBD) 12T Memory Cell for Aerospace Applications in Nanoscale CMOS Technology,” in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 5, pp. 1593-1600, May 2017, doi: 10.1109/TVLSI.2016.2645282.
2. A robust 12T SRAM cell with increased write margin for ultra-low power applications in 40 nm CMOS;Mazumder;Integr. VLSI J.,2017
3. Asifa Amin and Dr. Pallavi Gupta, “INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES AND RESEARCH TECHNOLOGY,” International Journal of Engineering Sciences and Research Technology, April 2017.
4. Ghasem Pasandi, IEEE Student Member, and Sied Mehdi Fakhraie, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOLUME 23, ISSUE 11 (DOI: 10.1109/TVLSI.2014.2377518), “A 256kb 9T Near-Threshold SRAM With 1k Cells per Bit-Line and Enhanced Write and Read Operations.
5. “Performance Analysis of 6T and 9T SRAM,” Ezeogu Chinonso Apollos, International Journal of Engineering Trends and Technology (IJETT) – Volume 67 Issue 4 – April 2019.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献