1. A novel low power multiplexer-based full adder cell;Alhalabi,2001
2. Energy-efficient and secure S-box circuit using symmetric pass gate adiabatic logic;Kumar,2016
3. Low-power and high-performance 1-Bit CMOS full-adder cell;Navi;J. Comput.,2008
4. Novel low power full adder cells in 180nm CMOS technology;Wang,2009
5. Design of a novel low power 8-transistor 1-bit full adder cell;Wei;J. Zhejiang Univ.-Sci. C,2011