An efficient routing methodology to tolerate static and dynamic faults in 2-D mesh networks-on-chip-Reference-Cited by-同舟云学术

An efficient routing methodology to tolerate static and dynamic faults in 2-D mesh networks-on-chip

Published:2012-10 Issue:7 Volume:36 Page:531-542
ISSN:0141-9331
Container-title:Microprocessors and Microsystems
language:en
Short-container-title:Microprocessors and Microsystems

Author:

Safaei Farshad,ValadBeigi Majed

Publisher

Elsevier BV

Subject

Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Software

Reference35 articles.

1. Networks on chip: a new paradigm for systems on chip design;Benini;IEEE Computer,2002

2. Networks on Chips;DeMicheli,2006

3. Trends and challenges in VLSI circuit reliability;Constantinescu;IEEE Micro,2003

4. Towards On-Chip Fault-Tolerant Communication;Dumitras,2003

5. Y. Taur, et al., CMOS scaling into the nanometer regime, in: Proceedings of the IEEE, vol. 85, April 1997.

Cited by 6 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Energy-aware partitioning of fault-tolerant irregular topologies for 3D network-on-chips;The Journal of Supercomputing;2018-08-01

2. Bio-inspired network on chip having both guaranteed throughput and best effort services using fault-tolerant algorithm;IEEJ Transactions on Electrical and Electronic Engineering;2018-04-10

3. Review of Network on Chip Architectures;Recent Advances in Electrical & Electronic Engineering (Formerly Recent Patents on Electrical & Electronic Engineering);2017-07-07

4. Bio-inspired fault tolerant network on chip;Integration;2017-06

5. Bio-inspired NoC fault tolerant techniques using guaranteed throughput and best effort services;Integration;2016-06