Author:
Ros Alberto,Acacio Manuel E.,García José M.
Subject
Hardware and Architecture,Software
Reference34 articles.
1. Manuel E. Acacio, José González, José M. Garcı´a, and José Duato, A new scalable directory architecture for large-scale multiprocessors, in: 7th Int’l Symp. on High-Performance Computer Architecture (HPCA), January 2001, pp. 97–106.
2. A two-level directory architecture for highly scalable cc-NUMA multiprocessors;Acacio;IEEE Transactions on Parallel and Distributed Systems (TPDS),2005
3. Anant Agarwal, Richard Simoni, John L. Hennessy, Mark A. Horowitz, An evaluation of directory schemes for cache coherence, in: 15th Int’l Symp. on Computer Architecture (ISCA), May 1988, pp. 280–289.
4. Integration challenges and tradeoffs for tera-scale architectures;Azimi;Intel Technology Journal,2007
5. Luiz A. Barroso, Kourosh Gharachorloo, Robert McNamara, et al., Piranha: a scalable architecture based on single-chip multiprocessing, in: 27th Int’l Symp. on Computer Architecture (ISCA), June 2000, pp. 12–14.
Cited by
12 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Multi-objective Optimization Regression Verification for Multi-core Cache Coherence Protocol;2021 IEEE 23rd Int Conf on High Performance Computing & Communications; 7th Int Conf on Data Science & Systems; 19th Int Conf on Smart City; 7th Int Conf on Dependability in Sensor, Cloud & Big Data Systems & Application (HPCC/DSS/SmartCity/DependSys);2021-12
2. Directory Controller Verification Based on Genetic Algorithm;Communications in Computer and Information Science;2020
3. Way Combination for an Adaptive and Scalable Coherence Directory;IEEE Transactions on Parallel and Distributed Systems;2019-11-01
4. A novel Wireless Network-on-Chip architecture with distributed directories for faster execution and minimal energy;Computers & Electrical Engineering;2018-01
5. The Tag Filter Architecture: An energy-efficient cache and directory design;Journal of Parallel and Distributed Computing;2017-02