1. N. Agarwal, T. Krishna, L.-S. Peh, N.K. Jha, GARNET: A detailed on-chip network model inside a full-system simulator, in: IEEE Int’l Symp. on Performance Analysis of Systems and Software, ISPASS, 2009, pp. 33–42.
2. D.H. Albonesi, Selective cache ways: On-demand cache resource allocation, in: 32nd IEEE/ACM Int’l Symp. on Microarchitecture, MICRO, 1999, pp. 248–259.
3. Multi-Core Cache Hierarchies, Synthesis Lectures on Computer Architecture;Balasubramonian,2011
4. C. Bienia, S. Kumar, J.P. Singh, K. Li, The PARSEC benchmark suite: Characterization and architectural implications, in: 17th Int’l Conf. on Parallel Architectures and Compilation Techniques, PACT, 2008, pp. 72–81.
5. B. Calder, D. Grunwald, Predictive sequential associative cache, in: 2nd Int’l Symp. on High-Performance Computer Architecture, HPCA, 1996, pp. 244–253.