1. Energy-aware mapping for tile-based NoC architectures under performance constraints;Hu,2003
2. Scalar operand networks: on-chip interconnect for ILP in partitioned architectures;Taylor,2003
3. From a few cores to many: a tera-scale computing research overview, White paper;Held,2006
4. Research on low power scheduling of heterogeneous multi core mission based on genetic algorithm;Zhu,2017
5. Energy consumption in networks on chip;Bezerra,2012