Author:
Wang Chifeng,Hu Wen-Hsiang,Lee Seung Eun,Bagherzadeh Nader
Subject
Hardware and Architecture,Software
Reference37 articles.
1. D.R. Avresky, Performance evaluation of the ServerNetR SAN under self-similar traffic, in: Proceedings of 13th International Symposium on Parallel Processing and 10th Symposium on Parallel and Distributed, IPPS/SPDP 1999, 1999, pp. 143–147.
2. J.H. Bahn, S.E. Lee, N. Bagherzadeh, On design and analysis of a feasible Network-on-Chip (NoC) architecture, in: 4th International Conference on Information Technology, ITNG 2007, 2007, pp. 1033–1038.
3. On design and application mapping of a Network-on-Chip (NoC) architecture;Bahn;Parallel Processing Letters,2008
4. S. Bell et al., TILE64 processor: a 64-core SoC with mesh interconnect, in: IEEE International Solid-State Circuits Conference on Performance Analysis of Systems and Software (ISPASS) Digest of Technical Papers, 2008, pp. 88–598.
5. L. Benini, G. De Micheli, Networks on chip: a new paradigm for systems on chip design, in: Proc. of Design, Automation and Test Conference in Europe, 2002, pp. 418–419.
Cited by
23 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献