Funder
Science and Engineering Research Board
Department of Science and Technology, Ministry of Science and Technology, India
Subject
Hardware and Architecture,Software
Reference51 articles.
1. Reuse locality aware cache partitioning for last-level cache;Shen;Comput. Electr. Eng.,2019
2. A survey of techniques for architecting DRAM caches;Mittal;IEEE Trans. Parallel Distrib. Syst.,2016
3. A survey of techniques for improving error-resilience of DRAM;Mittal;J. Syst. Archit.,2018
4. Variation-tolerant non-uniform 3D cache management in die stacked multicore processor;Zhao,2009
5. Subsystem under 3D-storage class memory on a chip;Guo;Comput. Electr. Eng.,2019
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. HTree: Hardware Trojan Attack on Cache Resizing Policies;IEEE Embedded Systems Letters;2023
2. PV-aware Replacement Policy for Two-level Shared Cache;2022 IEEE International Symposium on Smart Electronic Systems (iSES);2022-12