1. A survey of architectural techniques for improving cache power efficiency;Mittal;Sustain Comput Inform Syst,2014
2. Cache decay: exploiting generational behavior to reduce cache leakage power;Kaxiras;ACM SIGARCH Comput Archit News,2001
3. Gated-vdd: a circuit technique to reduce leakage in deep-submicron cache memories;Powell,2000
4. A voting-based working set assessment scheme for dynamic cache resizing mechanisms;Sato,2010
5. Cooperative partitioning: Energy-efficient cache partitioning for high-performance cmps;Sundararajan,2012