Energy‐efficient hybrid capacitor switching scheme for SAR ADC-Reference-Cited by-同舟云学术

Energy‐efficient hybrid capacitor switching scheme for SAR ADC

Published:2014-01 Issue:1 Volume:50 Page:22-23
ISSN:0013-5194
Container-title:Electronics Letters
language:en
Short-container-title:Electron. lett.

Author:

Xie Liangbo¹,Wen Guangjun¹,Liu Jiaxin¹,Wang Yao¹

Affiliation:

1. School of Communication and Information TechnologyUniversity of Electronic Science and Technology of ChinaNo. 2006, Xiyuan Avenue, West Hi‐Tech ZoneChengdu611731People's Republic of China

Publisher

Institution of Engineering and Technology (IET)

Subject

Electrical and Electronic Engineering

Link

https://onlinelibrary.wiley.com/doi/pdf/10.1049/el.2013.2794

Reference5 articles.

1. A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure

2. A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS

3. Low-energy and area-efficient tri-level switching scheme for SAR ADC

4. SAR ADC architecture with 98% reduction in switching energy over conventional scheme

Cited by 69 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. An energy-efficient 16 MS/s 10-bit SAR ADC with MSB-block switching scheme;Microelectronics Journal;2024-11

2. A 0.012‐mm² 0.244‐pJ/bit successive approximation register analog‐to‐digital converter‐based true random number generator for Internet of Things applications in a 65‐nm complementary metal–oxide–semiconductor;International Journal of Circuit Theory and Applications;2024-05-21

3. A 9-10-Bit Adjustable and Energy-Efficient Switching Scheme for Successive Approximation Register Analog-to-Digital Converter with One Least Significant Bit Common-Mode Voltage Variation;Sensors;2024-05-21

4. A Hybrid Energy-Efficient, Area-Efficient, Low-Complexity Switching Scheme in SAR ADC for Biosensor Applications;Micromachines;2023-12-27

5. A 1.4 GS/s TI Pipelined-SAR analog-to-digital converter in 22-nm FDSOI CMOS;2023 IEEE Nordic Circuits and Systems Conference (NorCAS);2023-10-31